Memory 000 00

Core Energy Efficiency

Seminar "Energy-Efficient Programming" Dr. Manuel Dolz, Michael Kuhn, Dr. Julian Kunkel, Konstantinos Chasapis, Prof. Dr. Thomas Ludwig

Marcus Soll



Universität Hamburg Fakultät für Mathematik, Informatik und Naturwissenschaften Department Informatik

Marcus Soll Core Energy Efficiency

Universität Hamburg

Introduction	CPU			Conclusion
	00 00000000000 00	000	0000 00	

Motivation

- Goal: Computers with one ExaFLOPs
 - ▶ 10¹⁸ float operations per second
- Important for more accurate simulations and massive data analysis
 - Biotechnology
 - Nanotechnology
 - Materials science
- Biggest problem: Energy consumption
 - Power consumption needs to be around 20 MW maximum



Core Energy Efficiency

Motivation



The goal of "high performance computing" is to achieve computers with one ExaFLOP capacity. This is necessary for advanced simulations and analysis of massive data amounts, for example in the fields of biotechnology, nanotechnology or materials science. The biggest challenge is to reduce the energy to a reasonable amount (max. 20 MW).

Introduction	CPU 00 00000000000 00	Memory 000 00 00	Examples 0000 00	Conclusion
	00	00		





Figure: Energy needed for one ExaFLOP based on Green 500. Source: $[LPK^+13]$



Core Energy Efficiency



Small figure of the theoretical energy consumption needed for 1 ExaFLOP. Although the energy consumption was decreased a lot in the past few years the 20 MW goal is still far away.

Introduction	CPU			Conclusion
	00 00000000000 00	000 00 00	0000 00	

- Formula for power consumption: $P = C \cdot f \cdot V^2$
 - But each frequency need a specific minimal voltage
 - Reducing voltage also reduces frequency
 - Requirement of advanced power management
- This talk will discuss basic principles concerning energy efficiency
- Basic principles of other methods
- ► Focus: CPU, Memory

4/48

(ロ) (四) (三) (三) (三)

Core Energy Efficiency


2015-01-28

Core Energy Efficiency

Formula for power consumption: P = C · I · V²
 But each frequency need a specific minimal voltage
 Reducing voltage also meloces frequency
 Requirment of advanced power management
 This talk will discuss basic principles concerning energy efficiency
 Basic principles of other methods
 Focus: CPU, Memory

The power consumption calculates from the capacitance, the frequency and the square of the voltage. The problem is that the frequency depends on a minimal voltage, so reducing the voltage also reduces the frequency (and therefore the speed of the component). To use this reduction efficient, we need advanced power reduction methods. Therefore this talk presents the most basic methods for reducing energy consumption. This are the basic principles of other methods presented in other talks.

Introduction	CPU			Conclusion
	00 00000000000 00	000 00 00	0000 00	




(a) Idle power consumption, all components are utilized $0\,\%.$

(b) Load power consumption, all components are utilized $100\,\%.$

Figure: Distribution of energy consumption. Source: [Min09]



Core Energy Efficiency



This figure illustrates the power consumption. The highest consumption on a computer is by the CPU and the memory. Therefore we focus on the CPU and the memory in this talk.

Introduction	CPU			Conclusion
	00 0000000000 00	000 00 00	0000 00	

Introduction

CPU

General ACPI Implementations

Memory

General Movement of data Energy reduction

Examples ACPI Memory

Conclusion

Marcus Soll Core Energy Efficiency

CPU			Conclusion
00 0000000000 00	000	0000 00	

CPU

▲□▶ ▲□▶ ▲ ■▶ ▲ ■▶ ■ 約 Q @ 7/48

Marcus Soll


Core Energy Efficiency

Universität Hamburg

	CPU			Conclusion
	•0 0000000000 00	000 00 00	0000	
General				

General information

- ▶ The CPU (processor) is the main component of a computer
- It fetches instructions and executes them
- Contains a limited amount of "registers" and gets all other data from the memory



Ceneral information

• The CPU (processor) is the main component of a computer

• It fetchs instructions and executes them

• Contains a limited amount of "registers" and gets all other
data form the memory

The CPU is the most important part of a computer. Its purpose is to fetch some instructions (usually from the memory) and executes them. For this execution the processor has a limited amount of instructions it can execute (like add, subtract, multiply, read from memory or write to memory). To execute commands quickly a (small) set of data is saved into "registers" which can be reached immediately, everything else has to be saved into memory.

	CPU ⊙⊙ ○○○○○○○○○○○○ ○○	Memory 000 00 00	Examples 0000 00	Conclusion
General				



- 1965: Moores Law: Computer performance double every 18 month
- Around 2000: Slower growth on single chip shift to multi core
- Today: Physical limits of multi core systems shift to many core

Hestory
- 1955 Moores Law Computer performance double every lit motion
- Annual 2002 Shawe gravely on indige che - shift to mell Moore (Computer State) and the state of the s

In 1965 an observation associated with Gordon Moore was made on single core processors: The performance of CPUs will double every 18 month. Around the year 2000 the growth of performance on single core CPUs was shrinking - therefore the manufacturer decided to build multi core chips, containing multiply cores on one chip to still match this observation. As for today, the growth of performance of multi core processors is shrinking - so we are in another shift to many core systems, containing multiply chips on one platine.

	CPU ○○ ●○○○○○○○○○○○○	Memory 000 00 00	Examples 0000 00	Conclusion
ACPI				



- Specification defines an interface for power management
- First released December 1996
- Each device can be controlled through power states
- OS is in control of power management
- Bytecode language (AML)

◆□ ▶ ◆□ ▶ ◆ 三 ▶ ◆ 三 ▶ ● ○ ○ ○ ○

Core Energy Efficiency CPU CPU ACPI ACPI ACPI



The ACPI specification defines an interface, through that the operating system can access the power status of computer components. The components can be controlled by assigning different "power states", each state defining different power consumption and latency. Contrary to prior solutions (like APM) the operating system is in control of the power status. This is important as the operating system can do more accurate decisions than the BIOS. ACPI is defined over a bytecode language which has to be interpreted (AML = ACPI Machine Language).

	CPU			Conclusion
	00	000	0000	
	000000000			
ACPI				




Figure: Basic ACPI structure. Source: [LSM99]

Marcus Soll

Core Energy Efficiency

Core Energy Efficiency CPU CPU ACPI SION



This picture gives a good overview about the basic ACPI structure. You can see the division into three parts: Operating system, ACPI interface, Hardware

	CPU			Conclusion
	00 0000000000 00	000 00 00	0000 00	
ACPI				




Figure: ACPI power states. Source: [CCC⁺13]

Core Energy Efficiency

Marcus Soll

Universität Hamburg

Core Energy Efficiency CPU CPU ACPI



This image represents the basic ACPI interface specification. You can see the different subsystems as well es their hierarchy. This slide is here to give a small overview before going into detail.

	CPU			Conclusion
	00 0000000000 00	000 00 00	0000 00	
ACPI				

G-States / S-States

- The "global states" ("sleeping states") define the overall system state
 - G0 (Working)
 - G1/S1-S4 (Sleeping)
 - G2/S5 (Soft off)
 - G3 (Mechanical off)
- Only in G0 user application are executed
- G0 offers further customisation
- G2 and G3 require restart of OS

	Core Energy Efficiency
-28	L_CPU
015-01	G-States / S-States
20.	

C-States / S-States

The "global tates" ("Uneping states") define the overall
to G (Proving)
C (S) Statement
C (S) Statement
C (S) Statement
C (Machinet an)
O (Machinet and)
O (Machinet actionisation
C (S) Statement
C (S)

The g-states (global states) control the overall system state. They are divided into four different states. The state G0 represents the normal working mode. The state G1 represents the sleeping mode. The system is still running, but no user threads (application) are executed. G1 is divided into several "sleeping states". The state G2 is called "Soft off" (or S4). The operating system has to reboot from this state. Almost no power is consumed. The in the state G3 no power is consumed (excluding battery for real-time clock). It is usually entered via a mechanical switch.

	CPU ○○ ○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○	Memory 000 00 00	Examples 0000 00	Conclusion
ACPI				

C-States

- The "processor power states" (c-states) can be used to control the CPU while the system is in G0-state
- The states differ in latency and power consumption
 - ► C0
 - ► C1
 - ▶ C2 · · · Cn
- In C0 the processor executes instructions
- In C1 the processor does not execute instructions. Switching to C0 has almost no latency
- All other states are optional and can be defined by the manufacturer

Marcus Soll

◆□▶ ◆□▶ ◆■▶ ◆■▶ = ● ● ●


	Core Energy Efficiency
-28	L-CPU
-01	└─ACPI
015-	└─C-States
20	

C-States	
 The "processor power states" (c-states) can be used to control the CPU while the system is in CD-state The states differ in latency and power consumption C0 C1 C2 Cn 	
 In C0 the processor executes instructions 	
 In C1 the processor does not execute instructions. Switch to C0 has almost no latency 	ing
 All other states are optional and can be defined by the manufacturer 	

The C-states (control states) can be used while the system is in the G0 state to regulate the power consumption of the CPU. The states differ in power consumption and the time it takes to switch back to C0. In the C0 state the processor executes instructions. In the C1 state the processor does not execute instructions. However it is specified that from this state the processor has to switch to C0 with almost no latency. The C2 and C3 state are specified but optional. All other states can be defined by the manufacturer of the CPU and are not specified.

Memory 000 00

ACPI



Marcus Soll

Core Energy Efficiency

Universität Hamburg

Core Energy Efficiency CPU CPU ACPI



This graphic shows the different c-states in an "Intel Penryn Family" processor. "Deep Power Down" technology state is also called C6

	CPU 00		Conclusion
	00000000000 00	00 00	
ACPI			



- "Performance states" (p-states) enable further control over CPU (and devices) when in active state (C0/D0)
- ▶ Up to 16 states (P0 · · · P15)
- Controls the power and frequency of the processor
- Implementation is optional

◆□ ▶ ◆□ ▶ ◆ 三 ▶ ◆ 三 ▶ ● ○ ○ ○ ○

 $\begin{array}{c} \text{Core Energy Efficiency} \\ & \bigcirc CPU \\ & \bigcirc CPU \\ & \bigcirc ACPI \\ & \bigcirc P-States \end{array}$



The p-states offer a way to regulate the CPU (and also other devices, see D-States below) even further while they are in an active state. The implementation of p-states is completely optional and a manufacturer may implement up to 16 states (called P0 to P15).

	CPU		Examples	Conclusion
	000000000000 00	00		
ACPI				




Figure: P-states of an "Intel Pentium M". Source: [Cor04]

Marcus Soll

Core Energy Efficiency

Core Energy Efficiency CPU CPU ACPI




This graph shows the different p-states of an Intel Pentium M processor together with the power consumed in each state.

	CPU ○○ ○○○○○○○○○○○○○○○○○○○○	Memory 000 00 00	Examples 0000 00	Conclusion
ACPI				



- Throttling provides an alternative interface to performance control
- A throttling-value may be specified
- This value determines how much performance (in percent) the CPU should run on
- Throttling is ineffective compared to p-states

◆□▶ ◆□▶ ◆■▶ ◆■▶ = ● ● ●



Thrott	ling
	Throttling provides an alternative interface to performance control
	A throttling-value may be specified
1	This value determines how much performance (in percent) the CPU should run on
	Throttling is ineffective compared to p-states

Throttling is an alternative interface to controlling the CPU performance. Only one (p-state, throttling) can be used at a given time. You can specify the percent of performance a processor should perform. Throttling is done by inserting special no-operation instructions to the CPU execution queue. Because throttling is more expensive than p-states, we should prefer to use p-states instead of throttling.

	CPU ○○ ○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○	Memory 000 00 00	Examples 0000 00	Conclusion
ACPI				



- Used to control devices like CD-reader, printer, modems, drives...
- Four states
 - D0 (full-on)
 - D1
 - ► D2
 - D3 (off)
- Latency and power saving highly dependent on device

	Core Energy Efficiency
-28	└─CPU
-01	-ACPI
15-	└─D-States
20	



The D-states are states based around controling different other devices. This devices include cd-reader, printer, modems, drives and more. Four states are defined - their meaning (and their latency and power saving) highly depends on the device. For example, a printer might have a high latency (seconds) and high power saving where a drive can not afford those high latency times.

	CPU ○○ ○○○○○○○○○○○○○ ○○	Memory 000 00 00	Examples 0000 00	Conclusion
ACPI				




Figure: ACPI power states. Source: [CCC⁺13]

Marcus Soll Core Energy Efficiency Core Energy Efficiency CPU CPU ACPI




This image represents the basic ACPI interface specification. You can see the different subsystems as well es their hierarchy. This slide is inserted here to give a summary about the states.

	CPU			Conclusion
	00 00000000000 ● 0	000 00 00	0000 00	
Implementations				

Implementation - Linux

- Core ACPI system implementation called "ACPICA"
 - Does not implement policies
- "ACPI drivers" implement policies
 - C-states are controlled by "idle loop"
 - P-states are controlled by different "governors"
 - Throttling is used on thermal emergencies

Core Energy Efficiency



Implementation - Linux

• Gore ACPI system implementation called "ACPICA"

• Don nat implement pation
• "ACPI drives" implement pation
• Cantar as controlled by drift long"
• Putate are controlled by drift long"
• Putate are controlled by driftent "generas"
• Trottig is and in threat impression


The ACPI implementation in Linux is based around a ACPI core (ACPICA) which manages the ACPI. The policys are implemented by different drivers: c-states are controlled via the kernel idle loop, p-states are controlled by different govenors like "ondemand" "power saving" "userspace" "performance", throttling is only used in emergency situations as it is ineffective compared to p-states

	CPU			Conclusion
	00 0000000000 00	000 00 00	0000 00	
Implementations				

Implementation - Windows

- First implementation in Windows 2000 (1996)
- All driver have to register to the ACPI driver
- The ACPI driver calls registered methods on ACPI changes
- The user can influence the power management by "policies"
- Applications can disable certain parts of the power management

◆□▶ ◆□▶ ◆■▶ ◆■▶ = ● ● ●





The implementation in Windows is based around a ACPI driver. All device drivers have to register call-back methods to this driver. The behaviour of the ACPI driver can be controlled by the user (policys) or certain parts (like screen, sleeping) by applications

CPU	Memory		Conclusion
00 00000000000 00		0000 00	

Memory

<□▶ < □▶ < □▶ < ■▶ < ■▶ < ■ の < C 23/48

Marcus Soll


Core Energy Efficiency

Universität Hamburg

	CPU	Memory		Conclusion
	00 00000000000 00	● ○○ ○○ ○○	0000 00	
General				



- Second major component in modern PCs
- Cache results of operations
- Goal: Fast, large and cheap
 - Can not be done with current technology
 - Combination of multiple type of memory





The memory is the second major component of a modern PC. In the memory the results of operation should be cached for later use. Therefore some attributes would be nice to have: Memory should be fast to access, keep lots of data and should be cheap to buy. Unfortunately with todays technology we can not achieve all of this points at once, therefor we need to combine different types of memory.

	CPU	Memory		Conclusion
		000		
		00	00	
	00	00		
General				




Different memory types build into a hierarchy:

- CPU-register
- Cache (L1-cache, L2-cache...)
- RAM
- Persistent cache (Hard disk drives, magnetic tape...)
- Different costs and access time

◆□▶ ◆□▶ ◆ ミト ◆ ミト ・ ミー のへで

Core Energy Efficiency




Memory types
 Different memory types build into a hierarchy: CPU-register Cache (L1-arche, L2-arche) RAM Penistent cache (Hard disk drives, magnetic tape)
 Different costs and access time

In modern operating system the memory is usually divided into different types (registers, cache, drives...). This different memory types build up a hierarchy where the fastest and most expensive memory is on the top.

	CPU	Memory		Conclusion
	00	000	0000	
General				

Non-uniform memory access

- Provides a single address space off all memory for all CPUs
- All memory can be accessed via unified instructions
- Access to local memory is faster than remote memory



Non-uniform memory access

Provides a single address space off all memory for all CPUs

- All memory can be accessed via unified instructions
- Access to local memory is faster than remote memory

NUMA is an interface to the system memory where all processors share the same address space. This leads to a model where each memory can be accessed via the same instructions. However, the most important point is that local memory is accessed much faster than remote memory. We will keep this point in our mind when we look at the cost of moving data.


	CPU	Memory	Conclusion
		•0	
Movement of data			

Movement of data

- Experimental analysis of data movement costs
 - Average energy cost of moving data is 25%
 - Peak energy cost around 40%

▲□▶ ▲□▶ ▲臣▶ ▲臣▶ = 臣 = のへで

Core Energy Efficiency



Movement of data

Experimental analysis of data movement costs
 Average energy cost of moving data is 25%
 Peak energy cost around 40%

Some experiments show an average energy consumption of 25% for moving data (with peaks up to 40%)


	CPU	Memory		Conclusion
	00 00000000000 00	000 00 00	0000	
Movement of data				

Operation	Energy Cost (nJ)	Δ Energy (nJ)	Eq. Ops
NOP	0.48	-	-
ADD	0.64	-	-
L1->REG	1.11	1.11	1.8 ADD
L2->L1	2.21	1.10	3.5 ADD
L3->L2	9.80	7.59	15.4 ADD
MEM->L3	63.64	53.84	99.7 ADD
stall	1.43	-	-
prefetching	65.08	-	-

Figure: Energy spend accessing memory (AMD Interlagos 6227). Source: [PWnt]

Marcus Soll

Core Energy Efficiency



1.0		
2.24		
5.00	7.59	
\$3.64	53.64	
1.43		
13.08		


This table shows experimental results on how much energy access to the different memory component take. There is also a comparison to an "ADD" instruction. E.g. one access to the DRAM equals 99 ADD operations.

	CPU	Memory		Conclusion
	00 0000000000	000	0000	
	000000000000000000000000000000000000000	00 00	00	
Energy reduction				

Energy reduction - Reduce data movement

- Reduce amount of data movement
- Algorithmic changes
 - Keep data redundant on multiple cores
 - Calculation of data instead storing

◆□ ▶ ◆□ ▶ ◆ 三 ▶ ◆ 三 ▶ ● ○ ○ ○ ○



Energy reduction - Reduce data movement

• Reduce amount of data movement

• Agorithmic changes

• Keep data inducter on multiple cores
• Calculation of data interest atriorie


One way of reducing the energy consumption is to reduce the data movement itself. This requires changes to todays algorithms as well as caution in designing new algorithms. One example is to calculate parts redundant instead of moving the data between different cores.

	CPU	Memory		Conclusion
	00 00000000000 00	000 00 00	0000 00	
Energy reduction				

Energy reduction- DVFS

Dynamically scale down frequency and voltage of DRAM

- Experimental data suggest average 2.43% power reduction (max. 5.15%) [DFG⁺11]
- Experimental data suggest minimal slowdown of average 0.17% (max. 1.69%) [DFG⁺11]
- ▶ Problem: Data transfers take longer ⇒ more energy consumption
- Problem: No current implementation
- Better results when scaling CPU and DRAM together



 Dynamically scale down frequency and voltage of DRAM
 Experimental data suggest average 243% power reduction (masc. 515%) [DFG*11]
 Experimental data suggest minimal doordown of average 0.17% (ms. 1.40%) [DFG*12]
 Produme Dia transfers table longer to more emergy
 Podohm: No current implementation
 Patter results when scalar CPU and DRAM travelate

Energy reduction- DVFS

An other way of reducing power consumption is to scale down DRAM frequency and voltage (As the frequency depends on a minimal voltage level). Although giving good results, there are some problems with this approach: There are currently no implementation of this in the DRAM (you have to reboot to change frequency), the data transfer takes longer (this might even increase the power consumption). To address this, you can scale memory and CPU together.

CPU	Memory	Examples	Conclusion
00	000	0000	
00	ŏŏ		

Examples

<□ ▶ < □ ▶ < ■ ▶ < ■ ▶ < ■ ▶ 31/48

Marcus Soll

Core Energy Efficiency


Universität Hamburg

	CPU		Examples	Conclusion
	00 00000000000 00	000 00 00	0000 00	
ACPI				

Examples - ACPI in Linux

You can control ACPI in Linux using cpufrequtils

- cpufreq-info shows information about current power management settings
- cpufreq-set allows changing current power management behaviour
- cpufreq-aperf measures current power management stats




Examples - ACPI in Linux

- You can control ACPI in Linux using cpufrequtils
 cpufreq-info shows information about current power management settings
 - cpufreq-set allows changing current power management behaviour
 - · cpufreq-aperf measures current power management stats

The tools combined in "cpufrequtils" allow control over ACPI functions. There are three different tools.

<pre>ACPI ACPI ACPI ACPI ACPI ACPI ACPI ACPI</pre>		CPU		Examples	
<pre>ACP! * \$ cpufreq-info cpufrequils 00%: cpufreq-info (C) Dominik Brodowski 2004-2009 Bite melden Sie Fehler an cpufreq@vger.kernel.org. anjysiere CPU 0: Fried: acpi-cpufreq Folgende CPUs laufen der gleichen Hardware-Taktfrequenz: 0 Die Taktfrequenz folgender CPUs werden per Software koordiniert: 0 Maximale Dauer eines Taktfrequenzwechsels: 10.0 us. Hardwarbedingte Grenzen der Taktfrequenz: 933 MHz - 2.53 GHz mögliche Taktfrequenzen: 2.53 GHz, 2.40 GHz, 2.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Taktfrequenzen: 2.53 GHz, 2.40 GHz, 2.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Taktfrequenz: soll innerhalb 933 MHz und 2.53 GHz. Hegen. Der Regler "conservative" kann frei entscheiden, welche Taktfrequenz innerhalb dieser Grenze verwendet vird. Inegen. Der Regler "conservative" kann frei entscheiden, welche Taktfrequenz inserhalb dieser Grenze verwendet vird. Teiber: acpi-cpufreq Folgende CPUs laufen mit der gleichen Hardware-Taktfrequenz: 1 Die Taktfrequenz folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenz: 933 MHz - 2.53 GHz mögliche Taktfrequenze folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenz: 933 MHz - 2.53 GHz mögliche Taktfrequenze folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenz: 933 MHz - 2.53 GHz mögliche Taktfrequenze folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenz: 933 MHz - 2.53 GHz mögliche Taktfrequenze: 2.53 GHz, 2.40 GHz, 2.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Regler: conservative, performance momentame Taktif: die Frequenz: 933 MHz - 2.53 GHz mögliche Regler: conservative, performance momentame Taktif: die Frequenz: 933 MHz - 2.53 GHz mögliche Regler: conservative, performance momentame Taktif: die Frequenz: 933 MHz - 2.53 GHz mögliche Regler: conservative "kann frei entscheiden, welche Taktfrequenz: 0.51 GHz, 0.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Reg</pre>					
<pre>cpufrequtils 008: cpufreq-info (C) Dominik Brodowski 2004-2009 Bitte melden Sie Fehler an cpufreq@vger.kernel.org. analysiere CPU 0: Treiber: acpi-cpufreq Folgende CPUs laufen mit der gleichen Hardware-Taktfrequenz: 0 Die Taktfrequenz folgender CPUs werden per Software koordiniert: 0 Maximale Dauer eines Taktfrequenzwechsels: 10.0 us. Hardwarebedingte Grenzen der Taktfrequenz: 933 MHz - 2.53 GHz mögliche Regler: conservative, performance momentame Taktik: die Frequenz soll innerhalb 933 MHz und 2.53 GHz. liegen. Der Regler "conservative" kann frei entscheiden, welche Taktfrequenz ist 933 MHz. analysiere CPU 1: Treiber: acpi-cpufreq Folgende CPUs laufen mit der gleichen Hardware-Taktfrequenz: 1 Die Taktfrequenz folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenz: 933 MHz. Hardwarebedingte Grenzen der Taktfrequenz: 10.0 us. Hardwarebedingte Grenzen der Taktfrequenz: 10.0 us. Hardwarebedingte Grenzen der Taktfrequenz: 930 MHz - 2.53 GHz mögliche Taktfrequenz folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenz: 935 MHz - 2.53 GHz mögliche Taktfrequenzen: 2.53 GHz, 2.40 GHz, 2.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Taktfrequenz: 2.53 GHz, 2.40 GHz, 2.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Regler: conservative, performance momentame Taktik: die Frequez soll innerhalb 933 MHz und 2.53 GHz. liegen. Der Regler "conservative" kann frei entscheiden, welche Taktfrequenz interhalb 933 MHz und 2.53 GHz. analysiere CPU 2:</pre>	ACPI	00			
Folgende CPUs laufen mit der gleichen Hardware-Taktfrequenz: 1 Die Taktfrequenz folgender CPUs werden per Software koordiniert: 1 Maximale Dauer eines Taktfrequenzwechsels: 10.0 us. Hardwarebedingte Grenzen der Taktfrequenz: 933 MHz - 2.53 GHz mögliche Taktfrequenzen: 2.53 GHz, 2.40 GHz, 2.27 GHz, 2.13 GHz, 2.00 GHz, 1.87 GHz, 1.73 GHz, 1.60 GHz mögliche Regler: conservative, performance momentane Taktik: die Frequenz soll innerhalb 933 MHz und 2.53 GHz. liegen. Der Regler "conservative" kann frei entscheiden, welche Taktfrequenz innerhalb dieser Grenze verwendet wird. momentane Taktfrequenz ist 2.53 GHz. analysiere CPU 2:	* cpufreq-info cpufrequtils 008; Bitte melden Sie analysiere CPU 0: Treiber: acpi-c Folgende CPUs 1 Die Taktfrequen Maximale Dauer Hardwarebedingt mögliche Taktfr mögliche Regler momentane Taktf analysiere CPU 1:	Fehler an cpufreq@vger pufreq aufen mit der gleicher z folgender CPUs werde e Grenzen der Taktfrec equenzen: 2.53 GHz, 2. : conservative, perfor k: die Frequenz soll i liegen. Der Regler welche Taktfrequenz requenz ist 933 MHz.	.kernel.org. h Hardware-Taktfrequ n per Software koor isels: 10.0 us. uenz: 933 MHz - 2.5 40 GHz, 2.27 GHz, 2 mance innerhalb 933 MHz um "conservative" kamr	Menz: 0 diniert: 0 33 GHz 2.13 GHz, 2.00 GHz, 1.87 GH d 2.53 GHz. 1 frei entscheiden,	Hz, 1.73 GHz, 1.60 GHz
	Folgende CPUs 1 Die Taktfrequen Maximale Dauer Hardwarebedingt mögliche Taktfr mögliche Regler momentane Taktf	aufen mit der gleicher z folgender CPUs werde eines Taktfrequenzwech e Grenzen der Taktfrec equenzen: 2.55 GHz, 2. : conservative, perfor k: die Frequenz soll i liegen. Der Regler welche Taktfrequenz requenz ist 2.53 GHz.	en per Software koor isels: 10.0 us. juenz: 933 MHz - 2.5 40 GHz, 2.27 GHz, 2 mance innerhalb 933 MHz un "conservative" kann z innerhalb dieser G	diniert: 1 33 GHz 2.13 GHz, 2.00 GHz, 1.87 GH d 2.53 GHz. 1 frei entscheiden, frenze verwendet wird.	




Example of letting cpufreq-info output. Shows basic information for all CPUs.

	CPU		Examples	Conclusion
	00 0000000000 00	000 00 00	0000 00	
ACPI				

```
^ $ cpufreq-info -fmc 0
933 MHz
^ $ cpufreq-info --governor
conservative performance
^ $ sudo cpufreq-set -g performance
Passwort:
^ $ cpufreq-info -fmc 0
2.53 GHz
^ $ sudo cpufreq-set -g conservative
^ $ cpufreq-info -fmc 0
933 MHz
```

<□ ▶ < □ ▶ < Ξ ▶ < Ξ ▶ Ξ の Q ↔ 34/48



 B. spatropcials - fac 0
 Mit
 B. patropcials - spatrometer researching patrometer Namourt:
 B. spatropcials - fac 0
 S. S. die
 S. Sala Status, spatropcials - fac 0
 S. Sala Status, spatropcials - fac 0
 S. Sala Status, spatropcials - fac 0
 Sala Status, factor of the 0

Change the govenor and watch the change in frequency

	CPU 00 00000000000 00	Memory 000 00 00	Examples 000● 00	
ACPI				

~ \$ su	do cpufreq-aperf										
CPU	Average freq(KHz)	Time	e in	L CO		Tir	ne ir	ı Cx		C0	percentage
000	1063860	00 :	sec	048	ms	00	sec	951	ms	04	
001	1089190	00 :	sec	061	ms	00	sec	938	ms	06	
002	1317160	00 :	sec	021	ms	00	sec	978	ms	02	
003	1266500	00 :	sec	002	ms	00	sec	997	ms	00	
000	1089190	00 :	sec	016	ms	00	sec	983	ms	01	
001	1114520	00 :	sec	800	ms	00	sec	991	ms	00	
002	1418480	00 :	sec	023	ms	00	sec	976	ms	02	
003	1393150	00 :	sec	002	ms	00	sec	997	ms	00	
000	0987870	00 :	sec	022	ms	00	sec	977	ms	02	
001	1215840	00 :	sec	007	ms	00	sec	992	ms	00	
002	1114520	00 :	sec	011	ms	00	sec	988	ms	01	
003	1215840	00 :	sec	028	ms	00	sec	971	ms	02	

Marcus Soll

Core Energy Efficiency

Shows information about acpi-stats

	CPU 00 00000000000 00	Memory 000 00 00	Examples ○○○○ ●○	Conclusion
Memory				


Examples - Memory management in Linux

- Algorithm "Dynamic Memory Switching"
- Developed by Prof. Rajat Moona, Sharad Chole, Sanchay Harneja
- Implemented for Linux 2.6.15
- ► Goal: Switch off unused memory

36/48

◆□▶ ◆□▶ ◆■▶ ◆■▶ = ● ● ●

Core Energy Efficiency



- Algorithm "Dynamic Memory Switching"
 Developed by Prof. Rajat Moona, Sharad Chole, Sanchay Harneja
- Implemented for Linux 2.6.15
- Goal: Switch off unused memory

We will look at an implementation for energy reduction for memory. This algorithm is called "Dynamic Memory Switching" and was developed by Prof. Rajat Moona, Sharad Chole and Sanchay Harneja. It is implemented for Linux 2.6.15. The primary goal is to switch off unused memory.

	CPU		Examples	Conclusion
	00 0000000000 00	000 00 00	0000 00	
Memory				

Dynamic Memory Switching


- New kernel daemon
 - Migrates memory pages and frees parts of memory (banks)
 - Sets banks to low-power state

Power State/Transition	Power	Time	Active Components
Active	300mW	-	Refresh, clock, row, col decoder
Standby	180mW	-	Refresh, clock, row decoder
Nap	30mW	-	Refresh, clock
Powerdown	3mW	-	Refresh
Standby To Active	240mW	+6ns	
Nap To Active	160mW	+60ns	
Powerdown To Active	150mW	+6000ns	

Figure: Energy of different memory power states. Source: [MCH07]

Marcus Soll

Core Energy Efficiency



	nory Swi		•		
 New kerr 					
				rees parts of memor	
	banks to l				
	net line Transison	her.	Tee	Autor Component	
		Allowed .		Rational, clash, may reliabenshe Rational, clash, une decoder	
1.55					
10012	nin nihr W	100	-	Estima, clack, was of decade Rations, clack, the decade Rations, clack	
10022	nity anti- y anti- anti- To Autor	111	-	Estima, clack, was of decade Rations, clack, the decade Rations, clack	
Contraction of the second s	nin nihr W	1012		Estima, clack, was of decade Rations, clack, the decade Rations, clack	


This is done by copying used memory together and freeing memory banks (parts of the memory). This free, unused memory banks could than be switched to a low energy mode when the memory is not needed. As we can see in the figure, this can reduce quiet some energy, but increase the response time if more memory is needed.

CPU			Conclusion
00 0000000000 00	000 00 00	0000 00	



- Core method of reducing energy consumption of CPU
 - ACPI
- Energy consumption of memory
 - Problems
 - Possible solutions

38/48





We have looked in this talk over the core methods of reducing energy consumption on CPUs - ACPI. We have also looked on the energy consumption of memory - the problems and the possible solutions.

	CPU 00 00000000000 00	Memory 000 00	Examples 0000 00	Conclusion
[BKL ⁺ 05]	Robert Moore, V ACPI in Linux.	Keshavamurthy, I /enkatesh Pallipad ⁻ Symposium, 2005	i, and Luming Yu	
[Bor07]	In Proceedings of	thips: a technolog of the 44th annual es 746–749, 2007.	Design Automat	ion
[CCC ⁺ 13]	Microsoft Corpo Toshiba Corpora	uration and Power ovember 2013.	echnologies Ltd.,	
Marcus Soll			riteriter to the liniver) ⊄ (* 39/48
				and a real to the set of the set

	CPU 00 0000000000 00	Memory 000 00 00	Examples 0000 00	
[Cor04]	Intel Corporation Enhanced Intel® Intel® Pentium(SpeedStep® Te	•••	
[Cor05]	Intel Corporation Excerpts from A Moore's Law. 2005.		h Gordon Moore:	
[Cor07a]	Microsoft Corpor ACPI Driver Inter		Vista, April 2007.	
[Cor07b]	Microsoft Corpor Processor Power Windows Server	Management in	Windows Vista and 2007.	1
		< • • • • •	★ ■ ★ ■ ★ ■ ♥ ●	२.०~ 40/48

Marcus Soll Core Energy Efficiency

CPU		Conclusion

 [Cor09] Microsoft Corporation. Power Availability Requests, June 2009.
 [DFG⁺11] Howard David, Chris Fallin, Eugene Gorbatov, Ulf R. Hanebutte, and Onur Mutlu. Memory power management via dynamic voltage/frequency scaling. In Proceedings of the 8th ACM international conference on Autonomic computing, pages 31–40, June 2011.

◆□▶ ◆□▶ ◆■▶ ◆■▶ = ● ● ●

CPU			Conclusion
00	000	0000	
0000000000	00	00	

[DMB⁺12] Qingyuan Deng, David Meisner, Abhishek Bhattacharjee, Thomas F. Wenisch, and Ricardo Bianchini.

CoScale: Coordinating CPU and Memory System DVFS in Server Systems.

In 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 143–154. IEEE, December 2012.

[Gee05]

David Geer. Chip makers turn to multicore processors. In *Computer*, volume 38, issue: 5, pages 11–13. IEEE, May 2005.

CPU			Conclusion
00	000	0000	

[GGJ⁺13] Hormozd Gahvari, William Gropp, Kirk E. Jordan, Martin Schulz, and Ulrike Meier Yang. Systematic Reduction of Data MovementAlgebraic Multigrid Solvers, 2013.

[Gro10]

Andrew Grover.

Modern System Power Management. *Queue - Power Management*, Volume 1(Issue 7):66, January 2010.

◆□ ▶ ◆□ ▶ ◆ 三 ▶ ◆ 三 ▶ ● ○ ○ ○ ○

CPU			Conclusion
00	000	0000	
0000000000	00	00	

 [KGKH13] Gokcen Kestor, Roberto Gioiosa, Darren J. Kerbyson, and Adolfy Hoisie.
 Quantifying the Energy Cost of Data Movement in Scientific Applications.
 In 2013 IEEE International Symposium on Workload Characterization (IISWC), pages 56–65. IEEE, September 2013.

 $[L^+14]$

Robert Lucas et al.

Top Ten Exascale Research Challanges. U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research, February 2014.

CPU			Conclusion
00 0000000000 00	000 00 00	0000	

[Lin07] David Lin. Intel Penryn & Nehalem Information. http://www.phoronix.com/scan.php?page=article&item=672 March 2007 Accessed: 2014-11-02 12:42. [LPK⁺13] James H. Laros, III, Kevin Pedretti, Suzanne M. Kelly, Wei Shu, Kurt Ferreira, John Van Dyke, and Courtenay Vaughan. Energy-Efficient High Performance Computing. Springer, 2013.

◆□▶ ◆□▶ ◆■▶ ◆■▶ = ● ● ●

CPU			Conclusion
00	000	0000	
0000000000	00	00	

 [LSM99] Yung-Hsiang Lu, Tajana Simunic, and Giovanni De Micheli. Software Controlled Power Management. Technical report, Computer System Laboratory, Stanford University, 1999.
 [MCH07] Prof. Rajat Moona, Sharad Chole, and Sanchay Harneja. Memory Management using Dynamic Memory Switching, May 2007.

CPU			Conclusion
00 0000000000 00	000	0000	

[Min09]

Timo Minartz.

Model and simulation of power consumption and power saving potential of energy efficient cluster hardware. Master's thesis, Ruprecht-Karls-Universität Heidelberg, August 2009.

[Min13]

Timo Minartz.

Design and Evaluation of Tool Extensions for Power Consumption Measurement in Parallel Systems. PhD thesis, Universität Hamburg, March 2013.

Introduction	CPU 00 00000000000 00	Memory 000 00 00	Examples 0000 00	Conclusion
[PWnt]	Emerging Smart Platforms.	Energy Cost t Phone Wor ternational S	arole-Jean Wu. of Data Movement kloads on Mobile Symposium on Work	
[Sim09]	Dario Simone. Power Managen Master's thesis,		nycore Operating Sy , August 2009.	ystem.
[Tan09]	Andrew S. Tane <i>Modern Operat</i> Pearson Educat	ing Systems.	d edition, 2009.	
		<.		৩ ৭ ৫ 48/48